

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

DATE

ENG APPD

DATE

E

408395

PRODUCTION RELEASED

11/02/05

?

D

C

B

A

PDF

CSA

CONTENTS

SYNC MASTER

DATE

1

1

Table Of Contents

N/A

N/A

2

2

Board Information

N/A

N/A

3

3

System Block Diagram

MARIAS

08/24/2005

4

4

Power Block Diagram

MARIAS

08/24/2005

5

5

Revision History

N/A

N/A

6

6

Q41C Pin Swaps

N/A

N/A

7

7

Functional Test Points

MARIAS

08/24/2005

8

8

I2C Connections

MARIAS

08/24/2005

9

9

JTAG Connections

MARIAS

08/24/2005

10

10

Power Synonyms

MARIAS

08/24/2005

11

11

Signal Synonyms

MARIAS

08/24/2005

12

12

Power Inputs

MARIAS

08/24/2005

13

13

Battery Charger

MARIAS

08/24/2005

14

14

12.8V PBUS/PMU Supplies

MARIAS

08/24/2005

15

15

5V/3.3V Supplies

MARIAS

08/24/2005

16

16

1.8V/1.5V Supplies

MARIAS

08/24/2005

17

17

2.5V Supply

MARIAS

08/24/2005

18

19

Vesta Power & Misc

MARIAS

08/24/2005

19

21

I2 Power

MARIAS

08/24/2005

20

22

I2 Power Supplies

MARIAS

08/24/2005

21

23

I2 Supplemental

MARIAS

08/24/2005

22

24

I2 Miscellaneous

MARIAS

08/24/2005

23

25

PCI Clock Buffer

MARIAS

08/24/2005

24

26

LEDs/Reset/Debug

MARIAS

08/24/2005

25

27

Power Management Unit (PMU05)

MARIAS

08/24/2005

26

29

Power Sequencing

MARIAS

08/24/2005

27

30

Fan Controller

MARIAS

08/24/2005

28

31

ALS Support

MARIAS

08/24/2005

29

32

Sudden Motion Sensor

MARIAS

08/24/2005

30

33

Q41C Internal I/O I

N/A

N/A

31

34

Q41C Internal I/O II

N/A

N/A

32

35

I2 Processor Interface

MARIAS

08/24/2005

33

36

A8 MaxBus (CPU0)

MARIAS

08/24/2005

34

37

A8 Configuration Straps

MARIAS

08/24/2005

35

38

A8 Power (CPU0)

MARIAS

08/24/2005

36

39

CPU VCore Supply

MARIAS

08/24/2005

37

46

CPU AVDD Supply

MARIAS

08/24/2005

38

47

I2 Memory Interface

MARIAS

08/24/2005

39

48

Memory Series Termination

MARIAS-NDIFF

N/A

40

50

DDR2 SO-DIMM Slot A

MARIAS-MDIFF

N/A

PDF

CSA

CONTENTS

SYNC MASTER

DATE

41

52

DDR2 SO-DIMM Slot B

MARIAS-MDIFF

N/A

42

55

M11 Frame Buffer Constraints

MARIAS

08/24/2005

43

56

I2 AGP Interface

MARIAS

08/24/2005

44

57

GPU (M11) AGP Interface

MARIAS

08/24/2005

45

58

GPU VCore Supply

MARIAS

08/24/2005

46

59

GPU (M11) Core Power

MARIAS

08/24/2005

47

60

GPU (M11) I/O Power

MARIAS

08/24/2005

48

61

GPU (M11) Frame Buffer I/F

MARIAS

08/24/2005

49

62

GPU Frame Buffer A

MARIAS

08/24/2005

50

63

GPU Frame Buffer B

MARIAS

08/24/2005

51

64

GPU (M11) GPIOs/Straps

MARIAS

08/24/2005

52

65

GPU (M11) Clocks/Misc

MARIAS

08/24/2005

53

66

GPU (M11) DVI/DAC Outputs

MARIAS

08/24/2005

54

67

Lower TMDS Transmitter

MARIAS

08/24/2005

55

68

Upper TMDS Transmitter

MARIAS

08/24/2005

56

69

Internal Display Conns

MARIAS

08/24/2005

57

70

External Display Conns

MARIAS-PDIFF

06/02/2005

58

71

BootROM

MARIAS

08/24/2005

59

72

I2 PCI Interface

MARIAS

08/24/2005

60

73

Q85 AIRPORT/BT CONN

MARIAS-MDIFF

N/A

61

74

Cardbus

MARIAS

08/24/2005

62

75

NEC USB2

MARIAS

08/24/2005

63

81

I2 UATA Interface

MARIAS

08/24/2005

64

82

HDD/ODD Connectors

MARIAS-PDIFF

06/02/2005

65

84

I2 Ethernet Interface

MARIAS

08/24/2005

66

85

Vesta Ethernet PHY

MARIAS

08/24/2005

67

86

Ethernet Connector

N/A

N/A

68

88

I2 FireWire Interface

MARIAS

08/24/2005

69

89

Vesta FireWire PHY

MARIAS

08/24/2005

70

90

FireWire Ports

MARIAS-PDIFF

06/02/2005

71

91

FireWire Series Term

MARIAS

08/24/2005

72

92

I2 USB Interface

MARIAS

08/24/2005

73

93

NEC USB2 Interface

MARIAS

08/24/2005

74

100

Audio Board Connector

N/A

N/A

75

110

Spacing & Physical Constraints

MARIAS

08/24/2005

76

111

Spacing & Physical Constraints 2

MARIAS

08/24/2005

77

112

Cross Reference Page

78

113

Cross Reference Page

79

114

Cross Reference Page

80

115

Cross Reference Page

PART#

QTY

DESCRIPTION

REFERENCE DESIGNATOR(S)

CRITICAL

BOM OPTION

051-6839

1

SCHEM,BOZEMAN,Q41C

SCH1

820-1810

1

PCBF,BOZEMAN,Q41C

PCB1

CRITICAL

826-4393

1

LBL,P/N LABEL,PCB,28MM X 6MM

[EEE:SYV]

CRITICAL

EEE_SYV

826-4393

1

LBL,P/N LABEL,PCB,28MM X 6MM

[EEE:TML]

CRITICAL

EEE_TML

826-4393

1

LBL,P/N LABEL,PCB,28MM X 6MM

[EEE:USH]

CRITICAL

EEE_USH

826-4393

1

LBL,P/N LABEL,PCB,28MM X 6MM

[EEE:USJ]

CRITICAL

EEE_USJ

DIMENSIONS ARE IN MILLIMETERS


XX : _____

X.XX : _____

X.XXX : _____

ANGLES : _____

DO NOT SCALE DRAWING



THIRD ANGLE PROJECTION

METRIC

DRAFTER

ENG APPD

QA APPD

RELEASE

DESIGN CK


MFG APPD

DESIGNER

SCALE

MATERIAL/FINISH NOTED AS APPLICABLE

SIZE D

 Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE

SCHEM,MLB,PB17"

DRAWING NUMBER

051-6839

REV.

E

SHT

1

OF

115

8

7

6

5

4

3

2


1

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

C

BA



Layer-specific rules for 50-ohm single-ended impedance

TMDS RETURN CURRENT VIAS


NO_TYPE, 1MMMM

PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
343S0388	343S0356	?	U8500	v1.4 is alt to v1.3

HEATSINK MOUNTS

MECH. HOLES

PCB MOUNTS




1 SIGNAL (1/2 OZ + COPPER PLATING



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	2	11



System Block Diagram

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	3	115	



	8	7	6	5	4	3	2	1
	REVISION HISTORY							
D	PROTO							
	04/05/2005 - Beginning revision history							
	- Sync'd FB pin swaps from 051-5838							
	- Pinned out audio connector per flex cable							
	04/07/2005 - Pinned out left USB connector per flex cable							
	- Moved modem connector to non-shared page							
	- Updated chassis ground connections							
	04/11/2005 - Pin swapped DDR2 according to layout							
	- Changed audio caps to X5R (CA031, CA050, CA051)							
	04/12/2005 - Updated wireless connector pinout according to flex							
C	- Implemented more DDR2 pin swaps							
	- Implemented pin swaps on FW data lines							
	- Added CPU I/O S pull-downs							
	- Corrected most line and neck width properties							
	04/14/2005 - Switched GPU to M11							
	04/15/2005 - Added CPU Vcore mux circuit							
	- Added NO TEST property to buses between JTAG enabled devices							
	04/19/2005 - Pin-swapped FB 1/2 for M11							
	04/20/2005 - Corrected ENET power rail to PWRON instead of RUN (Wake-on-LAN)							
	- Corrected Vesta reset and Ethernet LOWPWR circuits							
B	- Changed R5880 to 6.34K to take GPU Vcore to 1.3V/1.05V							
	- Added page 6 and modified pages 11, 35, 81 for design specific pin swaps							
	04/26/2005 - Separated GPU MVRREF into two dividers							
	- Added 5 vias for TMD5 return current							
	04/27/2005 - Added LVDS electrical constraint set properties							
	- Added NO TEST property to S1 TMD5 DP+2 (no room for TP)							
	- Changed MIN NECK WIDTH property on TMD5 power rails to 0.2 mm							
	- Changed gender of debug connector							
	- Removed C367 due to MDO violation							
	04/29/2005 - Schematic released as REV 01 for PROTO							
A	EVT							
	05/04/2005 - Added SYNONYMS to allow DVO and USB pull-down pinswaps							
	05/09/2005 - Added missing pullup to SYS LID OPEN							
	- Added missing pull-down to Vesta LPMR 1394							
	05/18/2005 - Lead-free resistor replacement on page 86							
	- Various lead-free replacements							
	05/17/2005 - Added Hynix VRAM option and PCBAs							
	05/25/2005 - Added 2.0 uF caps to VCA sync buffers							
	- Added NEC USB2 controller and PCI clock buffer							
	- Various lead-free replacements							
E	05/26/2005 - Added pullup to BATT0 DET							
	- Removed SMC controller							
	05/31/2005 - Added 2.0 uF caps to GPU Vcore output							
	06/01/2005 - Corrected USB diff pair and spacing/physical rules on ports							
	- Corrected caps on flexwire vP rail to 50V							
	- Various lead-free replacements							
	DVT							
	06/28/2005 - Added 10K pullup to VIA REQ_L							
	- Changed R2941 to level shift/pass FET to correct GPU VCore and CPU Vcore power sequencing							
	- Moved R2943 to SYS PWRSEB0_L1 to correct trackpad power state in sleep							
A	07/06/2005 - Moved R2933 to RUN Fail to correct pumpup problem in sleep							
	- Changed to USBIF+NEC_BOMOPTION							
	- Various Pb-free replacements							
	07/08/2005 - Changed TMD5 drive strength resistors to 301 ohm, which was built at EVT							
	- Added FET to allow PMU control of trackpad power sequencing							
	07/09/2005 - Added resistor mux for I2S MAXBUS 1/0 (M1)							
	- Changed CPU Vcore to 2-states only (no MUX)							
	- Removed I2S connection to TSEN (leakage path)							
	- Changed 32.768kHz crystal to new APN specifying 1uW drive parts							
	07/14/2005 - Added line width constraints to L1C1625 and CPU Vcore gate nodes							
A	07/18/2005 - Added external 1K pullups in parallel with all I2 internal pullups							
	- Changed NEC USB2 series R value to 39.2 ohm							
	- Added 15 ohm pull-downs to FW Ctrl lines at Vesta							
	- Changed TMD5 transmitter ferrites to part with higher current ratings (1.5A)							
	07/19/2005 - Added BOMOPTIONs for and stuffed CPU Vcore at 1.28V and 1.30V							
	- Added audio mute sequencing FETs							
	- Moved U1A D5N088 cap to other side of series resistor							
	07/22/2005 - Released as REV 06 for DVT							
	- Changed R1171 on CPU0 JTAG to 10K							
	- Stuffed R2452, R2462, R2463 to correct I2 2.5V pullup problem							
A	07/25/2005 - Released as REV 04 for DVT							
	- Replaced 371S0299 with 371S0300							
	- Swapped I2 MAXBUS 130HM and I2 MAXBUS 500HM BOMOPTIONs							
	- Changed to Vesta v1.4 as primary 08500 Vesta v1.3 as alternate							
	07/26/2005 - Changed PCI ADB output series term to 22 ohms							
	- Swapped locations (i.e. values) of C2500 and C2501							
	07/29/2005 - Released as REV 05 for DVT							
	08/03/2005 - Added R3772 on CPU0 EXT_OUAL 10K pull-down.							
	- Added R0995 on CPU0 JTAG to 10K pull down (no stuff).							
	- Changed C1730 and C2205 to 220pF.							
A	08/03/2005 - Changed C1730 to 5.6pF							
	- Changed C1700 and C1701							
	- Changed R1720 and R2205 to 7.5K.							
	- Released as REV 06 for DVT							
	Pre-PVT							
	08/16/2005 - Replaced C3940-C3947 with ceramic caps							
	08/17/2005 - Changed power supply solder jumpers to shorts							
	- Added five ceramic caps to Vcore supply input							
	- Changed R1490 D1461 to 60V schotcky to reduce reverse leakage							
	08/18/2005 - Changed R2958 to 10K to improve power sequencing timing							
A	08/24/2005 - Added FETs to control leakage on Vesta rails							
	- Changed C8600-C8601 to 10K due to FB isolation							
	- Changed R5822 to 100K for power sequencing improvements							
	- NO Stuffed R2969 for power sequencing improvements							
	- Released as REV 07 for Pre-PVT							
	PVT							
	08/29/2005 - Released as REV A for PVT/Production							
	09/02/2005 - Stuffed R8420 with 10K 5% to ensure MDIO logic levels							
	- Stuffed R2464 to correct unused GPIO logic level							
A								
A								
A								

Enhanced MAC-1 Test Coverage

Functional test points use a P6 pad placed on bottom side.

POWER	PP24V ADAPTER	10	FUNC_TEST=YES	Place 2 TPs @ connector.
	PP24V ALL PBUSA	10	FUNC_TEST=YES	
	PP12V8 ALL PBUSB	10	FUNC_TEST=YES	
	PPVCORE RUN GPU	10	FUNC_TEST=YES	
	PPVCORE RUN CPU	10	FUNC_TEST=YES	Place within 50 mm of power supply.
	PP1V8 PWRON	10	FUNC_TEST=YES	
	PP2V5 PWRON	10	FUNC_TEST=YES	
	PP5V PWRON	10	FUNC_TEST=YES	
	PP3V3 PWRON	10	FUNC_TEST=YES	Place 5-10 GND TPs.
	PP5V RUN	10	FUNC_TEST=YES	
	PP3V3 ALL	10	FUNC_TEST=YES	
	=FTP GND	7 10	FUNC_TEST=YES	
LVDS	LVDS U0_P	53 56	FUNC_TEST=YES	Place within 25 mm of LVDS connector.
	LVDS U0_N	53 56	FUNC_TEST=YES	
	LVDS U1_P	53 56	FUNC_TEST=YES	
	LVDS U1_N	53 56	FUNC_TEST=YES	
	LVDS U2_P	53 56	FUNC_TEST=YES	
	LVDS U2_N	53 56	FUNC_TEST=YES	
	CLKLVDS U_P	53 56	FUNC_TEST=YES	
	CLKLVDS U_N	53 56	FUNC_TEST=YES	
	LVDS L0_P	53 56	FUNC_TEST=YES	
	LVDS L0_N	53 56	FUNC_TEST=YES	
	LVDS L1_P	53 56	FUNC_TEST=YES	
	LVDS L1_N	53 56	FUNC_TEST=YES	
	LVDS L2_P	53 56	FUNC_TEST=YES	
	LVDS L2_N	53 56	FUNC_TEST=YES	
	CLKLVDS L_P	53 56	FUNC_TEST=YES	
	CLKLVDS L_N	53 56	FUNC_TEST=YES	
INVERTER	PPBUS INVERTER	56	FUNC_TEST=YES	Place within 25 mm of inverter connector.
	PP5V INV SW	56	FUNC_TEST=YES	
	BRIGHT PWM	56	FUNC_TEST=YES	
	GND INVERTER	56	FUNC_TEST=YES	
UATA	=PP5V RUN ODD	10 64	FUNC_TEST=YES	Place within 50 mm of ODD/HDD connector.
	=PP5V RUN HDD	10 64	FUNC_TEST=YES	
	PP3V3R5V RUN HDD LOGIC	64	FUNC_TEST=YES	
	UATA DD<15..0>	6 63 64	FUNC_TEST=YES	
	UATA DMAR0	63 64	FUNC_TEST=YES	
	UATA DSTROBE	63 64	FUNC_TEST=YES	
	UATA DMACK L	63 64	FUNC_TEST=YES	
	UATA DA<2..0>	6 63 64	FUNC_TEST=YES	
	UATA CS0 L	6 63 64	FUNC_TEST=YES	
	UATA CS1 L	63 64	FUNC_TEST=YES	
	UATA RESET L	63 64	FUNC_TEST=YES	
	UATA HSTROBE	63 64	FUNC_TEST=YES	
	UATA STOP	63 64	FUNC_TEST=YES	
	UATA INTRO	63 64	FUNC_TEST=YES	
AUDIO	PP5V PWRON AUDIO PVDD	74	FUNC_TEST=YES	Place within 25 mm of audio connector.
	PP5V PWRON AUDIO AVDD	74	FUNC_TEST=YES	
	PP3V3 PWRON AUDIO AVDD	74	FUNC_TEST=YES	
	=PP3V3 RUN AUDIO	10 74	FUNC_TEST=YES	
	=I2C AUDIO_SCL	8 74	FUNC_TEST=YES	
	=I2C AUDIO_SDA	8 74	FUNC_TEST=YES	
	I2S0 MCLK	6 74	FUNC_TEST=YES	
	I2S0 BITCLK	6 74	FUNC_TEST=YES	
	I2S0 SYNC	6 74	FUNC_TEST=YES	
	I2S0 SB TO DEV DTO	6 74	FUNC_TEST=YES	
	I2S0 DEV TO SB DTI	22 74	FUNC_TEST=YES	
	AUDIO LO MUTE L	22 74	FUNC_TEST=YES	
	AUDIO SPKR MUTE L	22 74	FUNC_TEST=YES	
	AUDIO CODEC RESET L	22 74	FUNC_TEST=YES	
	AUDIO SPDIFRX RESET L	22 74	FUNC_TEST=YES	
	AUDIO LO DET L	22 74	FUNC_TEST=YES	
	AUDIO LI DET L	22 74	FUNC_TEST=YES	
	AUDIO LO OPTICAL PLUG L	22 74	FUNC_TEST=YES	
	AUDIO LI OPTICAL PLUG L	22 74	FUNC_TEST=YES	
	AUDIO I2S DTIB_SEL	22 74	FUNC_TEST=YES	
	AUDIO EXT MCLK_SEL	22 74	FUNC_TEST=YES	
	AUDIO GPIO 11	22 74	FUNC_TEST=YES	
	GND AUDIO_AGND	74	FUNC_TEST=YES	
	GND AUDIO_PGND	74	FUNC_TEST=YES	

SYSTEM	PP5V_TPAD_F	30	FUNC_TEST=YES	Place within 25 mm of TPAD connector.
	USB_TPAD_P	11 30	FUNC_TEST=YES	
	USB_TPAD_N	11 30	FUNC_TEST=YES	
	PP3V3_PWRON_DS1775_R	30	FUNC_TEST=YES	
	SYS_OVERTEMP_L	11 25 30	FUNC_TEST=YES	
	PP3V3_ALL_HALL_EFFECT_R	30	FUNC_TEST=YES	
	SYS_LID_OPEN_F	30	FUNC_TEST=YES	
	SYS_POWER_BUTTON_L_F	30	FUNC_TEST=YES	
	=FTP_SLEEP_LED	74	FUNC_TEST=YES	
	SYS_CHARGE_LED_L	24 31	FUNC_TEST=YES	
	SYS_ADAPTER_ANALOG_AC_DET	12 31	FUNC_TEST=YES	
	KBDLED_ANODE	28 30	FUNC_TEST=YES	
	KBDLED_RETURN	28 30	FUNC_TEST=YES	
	=I2C_DS1775_SDA	8 30	FUNC_TEST=YES	
	=I2C_DS1775_SCL	8 30	FUNC_TEST=YES	
CPU FAN	=PP5V_FAN1_PWR	10 31	FUNC_TEST=YES	Place within 25 mm of fan connector.
	FAN1_TACH	27 31	FUNC_TEST=YES	
	FAN1_PWM	27 31	FUNC_TEST=YES	
	=FTP_GND	7 10	FUNC_TEST=YES	
GPU FAN	=PP5V_FAN2_PWR	10 31	FUNC_TEST=YES	Place within 25 mm of fan connector.
	FAN2_TACH	27 31	FUNC_TEST=YES	
	FAN2_PWM	27 31	FUNC_TEST=YES	
	=FTP_GND	7 10	FUNC_TEST=YES	
ALS	=PP3V3_PWRON_LEFT_ALS	10 31	FUNC_TEST=YES	Place within 25 mm of ALS connector.
	ALS_0_OUT	25 31	FUNC_TEST=YES	
	ALS_GAIN_BOOST	25 28 31	FUNC_TEST=YES	
SCCA	SCCA_RXD	22 24	FUNC_TEST=YES	Place within 25 mm of debug connector.
	SCCA_TXD_L	22 24	FUNC_TEST=YES	
BACKUP BATT	=PPVIO_BU_BATT	10 31	FUNC_TEST=YES	Place within 25 mm of battery connector.
	=PPVOUT_BU_BATT	10 31	FUNC_TEST=YES	
RT USB	=PP5V_PWRON_RIGHT_USB	10 31	FUNC_TEST=YES	Place within 25 mm of right USB connector.
	USB2_RIGHT_PORT_P	11 31	FUNC_TEST=YES	
	USB2_RIGHT_PORT_N	11 31	FUNC_TEST=YES	
LT USB	=PP5V_PWRON_LEFT_USB	10 31	FUNC_TEST=YES	Place within 25 mm of left USB connector.
	USB2_LEFT_PORT_P	11 31	FUNC_TEST=YES	
	USB2_LEFT_PORT_N	11 31	FUNC_TEST=YES	

Functional Test Points

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE











II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6839	REV.	E
SCALE	NONE	SHT	7	OF	115

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		DIFFERENTIAL_PAIR
		SPACING	PHYSICAL	
		I2C	I2C	I2C PMU SMB_SCL
		I2C	I2C	I2C PMU SMB_SDA
		I2C	I2C	I2C PMU_SCL
		I2C	I2C	I2C PMU_SDA
	I2C_NB	I2C	I2C	I2C I2_NB_SCL
	I2C_NB	I2C	I2C	I2C I2_NB_SDA
		I2C	I2C	I2C I2_SB_SCL
		I2C	I2C	I2C I2_SB_SDA
		I2C	I2C	I2C GPU TMD5_SCL
		I2C	I2C	I2C GPU TMD5_SDA

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)






BOM options provided by this page:
- GOV_I2C / GOV_I2C_BYPASS

Allows bypassing Governor I2C bus.
Most devices are connected directly to
PMU instead. One ADT7467 connects to NB
I2C bus 1 to resolve address conflict.


- MMM_PWR_ALL / MMM_PWR_PWRON


Selects whether MMM MCU is powered all the time or only when the system is on. ALL moves the MCU to the PMU I2C bus so it can be monitored by in shutdown.

NOTE: Neither option is necessary when
MMM_MCU_PMU BOM option is selected.



I2C Connections	
SYNC_MASTER=MARIAS	SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I 1 TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
I II NOT TO REPRODUCE OR COPY IT	
I III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
	SCALE	SHT	OF
	NONE	8	115



Nets not requiring TPs due to JTAG

MAXBUS	H0K	MAXBUS DATA<63..0>	21 32 33	NO_TEST=YES
	H0P	MAXBUS ADDR<31..0>	32 33	NO_TEST=YES
	H0S	MAXBUS CI L	32 33	NO_TEST=YES
	H0T	MAXBUS GBL L	32 33	NO_TEST=YES
	H0U	MAXBUS TBST L	32 33	NO_TEST=YES
	H0V	MAXBUS TSIZ<2..0>	32 33	NO_TEST=YES
	H0W	MAXBUS TT<4..0>	32 33	NO_TEST=YES
	H0X	MAXBUS WT L	32 33	NO_TEST=YES
MAXBUS	H0Y	MAXBUS DTI<2..0>	32 33	NO_TEST=YES
	H0Z			

ENET	H0K	ENET MDC	11 65	NO_TEST=YES
	H0P	ENET MDIO	11 65	NO_TEST=YES
	H0S	ENET TXD<7..0>	11	NO_TEST=YES
	H0T	ENET TX_EN	11	NO_TEST=YES
	H0U	ENET TX_ER	11	NO_TEST=YES
	H0V	ENET RXD<7..0>	11 65	NO_TEST=YES
	H0W	ENET RX_DV	11 65	NO_TEST=YES
	H0X	ENET RX_ER	11 65	NO_TEST=YES
FIREWIRE	H0Y	ENET_COL	11 65	NO_TEST=YES
	H0Z	ENET CRS	11 65	NO_TEST=YES
	H0K	FW D R<7..0>	6 68	NO_TEST=YES
	H0P	FW D<7..0>	6 69	NO_TEST=YES
	H0S	FW CTL R<1..0>	68 71	NO_TEST=YES
	H0T	FW CTL<1..0>	69 71	NO_TEST=YES
	H0U	FW LPS_R	68 71	NO_TEST=YES
	H0V	FW LPS	69 71	NO_TEST=YES
FIREWIRE	H0W	FW LREQ_R	68 71	NO_TEST=YES
	H0X	FW LREQ	69 71	NO_TEST=YES

JTAG Connections

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6839	REV.	E
SCALE	NONE	SHT	9	OF	115




ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
B310		THERM	THERM
B310		THERM	THERM


PPVBATT ISNS VINP	12
PPVBATT ISNS VINN	12

ADAPTER INPUT/INRUSH LIMITER

Adapter Connector Side
(Connector is on separate page
to facilitate design reuse)




A29 ADAPTER DETECTION



ADAPTER IDS		
ADAPTER	ID RANGE	PIN VOLTAGE
Q11 (65W)	1.65-2.31V	2.007-2.066V
A29 (45W)	2.31-2.97V	2.558-2.661V
AIRLINE	0.33-0.99V	0.589-0.663V

BATTERY INPUT/CURRENT SENSE



Power Inputs

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	12	115





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0465	1	RES,MP-LF,1/16W,357K OHM,1%,0402,SMD	R1451	?	SUPERCAP

12.8V PBUS/PMU Supplies

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	14	115

1.5V/1.8V SWITCHER



$$V_{out} = 1.0V * (1 + R_a/R_b)$$



1.8V/1.5V Supplies

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-6839 E

SCALE NONE SHT 16 OF 115



2.5V Supply

SYNC_MASTER=MARIAS

SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
	SCALE	SHT	OF
	NONE	17	115

Page Notes

Power aliases required by this page:

- =PPBUS_FW (system supply for bus power)
- =PPBU_RUN_FW (backup PHY power)
- =PP3V3_RUN_FWPORTPWRSW

Signal aliases required by this page:


(NONE)

BOM options provided by this page:

- VESTAIV2_BURST / VESTAIV2_PULSE

Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.

Port Power Switch




If =FWPWR_PWRON is NC:

Enables port power when machine is running or on AC.


If =FWPWR_PWRON is low when off:

Enables port power when machine is running or on AC and not shut down.


3.3V Regulator



2.5V LDO




1.2V Regulator




$V_{out} = 0.8V * (1 + (R2 / R1))$
 $V_{out} = 1.199V @ 1.2 A$

Reset circuit per Vesta design guide



R1952 to enable wirespeed feature

VESTA MISC



Vesta Power & Misc

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6839 REV. E

SCALE NONE SHT 19 OF 115



Page Notes

Power aliases required by this page:

- =PPVCORE_PWRON_I2
- =PP1V5_PWRON_I2_PLL
- =PP3V3_PWRON_I2_I01
- =PP3V3_PWRON_I2_I02
- =PP3V3_PWRON_I2_AGPCCI
- =PP3V3_PWRON_I2_MAXBUS

NOTE: The four 3.3V rails are meant to be aliased together. They are called out separately for test purposes.

NOTE: When these four rails are not aliased together, make sure there is at least one 10uF cap per rail.

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

3.3V I/O DECOUPLING

(48 Balls on I2)

1 X 10uF (0603)

48 X 1uF (0402)

VCore Bypassing

(25 Balls on I2)

4 X 10uF (0603)

25 X 1uF (0402)

I2 Power

SYNC_MASTER=MARIAS

SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-6839

E

SCALE

NONE

SHT

21

OF

115

Power aliases required by this page:

- =PP2V7R5V5_PWRON_I2VCORE
- =PPVCORE_PWRON_I2_REG
- =PPVIN_PWRON_I2PLLVD
- =PP1V5_PWRON_I2PLLVD_LDO

Signal aliases required by this page:

- =I2VCORE_PGOOD

BOM options provided by this page:

- I2VCORE_CONT / I2VCORE_BURST
Selects between forced continuous and burst mode for LTC3412 regulator.
- I2VCORE_xVx
Selects appropriate resistor for the indicated LTC3412 output voltage.

The schematic diagram illustrates the I2V CORE board layout. Key components include the I2V CORE IC (U2200), various resistors (R2201, R2202, R2203, R2204, R2205, R2206, R2207, R2208, R2209, R2210, R2211, R2212), capacitors (C2201, C2202, C2203, C2204, C2205, C2206, C2207, C2208, C2209, C2210, C2211, C2212), and a BOM table.

BOM Table:

PART NUMBER	QTY	DESCRIPTION	REFERENCE
114S0437	1	RES, 185K, 1%, MF-LF, 0402	R2201
114S0442	1	RES, 210K, 1%, MF-LF, 0402	R2202
114S0446	1	RES, 232K, 1%, MF-LF, 0402	R2203

Formulas:

$$V_{out} = 0.8V * (1 + (R_a / (R_{b1} + R_{b2})))$$

$$I_{burst} = (V_{burst} - 0.2V) * (3.75A / 0.8V)$$

$$V_{burst} = 0.8V * (R_{b2} / (R_{b1} + R_{b2}))$$

The schematic diagram shows the I2PLL LDO circuit. The input is PP1V5_PWRON_I2PLL_LDO. The circuit includes a U2250 LT1962-ADJ regulator, a C2250 1uF capacitor, a C2254 0.01uF capacitor, a C2259 10uF capacitor, and two resistors R2255 and R2256. The output is Vout = 1.22V * (1 + Ra/Rb) + (Iadj * Ra). The current Iadj is 30nA at 25 C.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0437	1	RES,185K,1%,MF-LF,0402	R2210		I2VCORE_1v6
114S0442	1	RES,210K,1%,MF-LF,0402	R2210		I2VCORE_1v7
114S0446	1	RES,232K,1%,MF-LF,0402	R2210		I2VCORE_1v8

I2 Power Supplies	
SYNC_MASTER=MARIAS	SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-6839	REV. E
SCALE NONE	SHT 22	OF 115

Power aliases required by this page:

- =PP3V3_PWRON_I2_GPIO
- =PP3V3_I2_PCISLOTGPIOs (PWRON or PCI)

Should be same as =PP3V3_PCI if slot E is used, or else =PP3V3_PWRON_I2_GPIO.

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- I2_REV1_NOT

Use for I2 revisions > 1.0

Prevents mute glitch from reaching audio circuit




Pin	Address	MPIC Int	Int PU?	Alt Func
1	0x00000000	0	0	0
2	0x00000001	1	0	0
3	0x00000002	2	0	0
4	0x00000003	3	0	0
5	0x00000004	4	0	0
6	0x00000005	5	0	0
7	0x00000006	6	0	0
8	0x00000007	7	0	0
9	0x00000008	8	0	0
10	0x00000009	9	0	0
11	0x0000000A	10	0	0
12	0x0000000B	11	0	0
13	0x0000000C	12	0	0
14	0x0000000D	13	0	0
15	0x0000000E	14	0	0
16	0x0000000F	15	0	0
17	0x00000010	16	0	0
18	0x00000011	17	0	0
19	0x00000012	18	0	0
20	0x00000013	19	0	0
21	0x00000014	20	0	0
22	0x00000015	21	0	0
23	0x00000016	22	0	0
24	0x00000017	23	0	0
25	0x00000018	24	0	0
26	0x00000019	25	0	0
27	0x0000001A	26	0	0
28	0x0000001B	27	0	0
29	0x0000001C	28	0	0
30	0x0000001D	29	0	0
31	0x0000001E	30	0	0
32	0x0000001F	31	0	0
33	0x00000020	32	0	0
34	0x00000021	33	0	0
35	0x00000022	34	0	0
36	0x00000023	35	0	0
37	0x00000024	36	0	0
38	0x00000025	37	0	0
39	0x00000026	38	0	0
40	0x00000027	39	0	0
41	0x00000028	40	0	0
42	0x00000029	41	0	0
43	0x0000002A	42	0	0
44	0x0000002B	43	0	0
45	0x0000002C	44	0	0
46	0x0000002D	45	0	0
47	0x0000002E	46	0	0
48	0x0000002F	47	0	0
49	0x00000030	48	0	0
50	0x00000031	49	0	0
51	0x00000032	50	0	0
52	0x00000033	51	0	0
53	0x00000034	52	0	0
54	0x00000035	53	0	0
55	0x00000036	54	0	0
56	0x00000037	55	0	0
57	0x00000038	56	0	0
58	0x00000039	57	0	0
59	0x0000003A	58	0	0
60	0x0000003B	59	0	0
61	0x0000003C	60	0	0
62	0x0000003D	61	0	0
63	0x0000003E	62	0	0
64	0x0000003F	63	0	0
65	0x00000040	64	0	0
66	0x00000041	65	0	0
67	0x00000042	66	0	0
68	0x00000043	67	0	0
69	0x00000044	68	0	0
70	0x00000045	69	0	0
71	0x00000046	70	0	0
72	0x00000047	71	0	0
73	0x00000048	72	0	0
74	0x00000049	73	0	0
75	0x0000004A	74	0	0
76	0x0000004B	75	0	0
77	0x0000004C			

T2 Miscellaneous[illegible]

SCALE	SHT	OF	115
-------	-----	----	-----

	NONE	24	115
--	------	----	-----



PMU RESET CIRCUIT

SERIAL DEBUG INTERFACE

SLEEP LED

DEBUGGING AIDS

CHARGE LED

LEDs / Reset / Debug

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	26	115

PMU CLK10M XIN	25
PMU CLK10M XOUT	25
PMU CLK10M XOUT R	25
PMU CLK32K XIN	25
PMU CLK32K XOUT	25
PMU CLK32K XOUT R	25

Power aliases required by this page:

- =PP3V3_ALL_PMU
- =PP3V3_PWRON_PMU
- =PPVREF_PMU (PMU AVCC or 2.5V reference)

Signal aliases required by this page:

- =I2C_PMU_SCL
- =I2C_PMU_SDA
- =I2C_PMU_SMB_SCL
- =I2C_PMU_SMB_SDA
- =JTAG_BBANGER_TCK
- =JTAG_BBANGER_TDI
- =JTAG_BBANGER_TMS
- =JTAG_BBANGER_TRST_L

NOTE: Boot-banger pins can be aliased to TP_ or NC_ if not implemented.

BOM options provided by this page:

(NONE)

NOTE: TP_PMU_Px_x signals are general-purpose spares. Some pins are reserved for alternate functions. TP_PMU_AN_Px_x signals are general-purpose spares that can also be used as analog inputs.

NOTE: All analog inputs to PMU should have a 100pF capacitor to the PMU AVSS signal (GND_PMU_AVSS). None of those capacitors are provided on this page.

```

=PP3V3_ALL_PMU
10 24 25

R2760
10K
1 2
PMU POWER UP L
25 26

R2761
10K
1 2
5K
1/16W
MP-LFP
402
SYS POWER BUTTON L
24 25 30 36 37

=PP3V3_PWRON_PMU
10

R2765
10K
2 1
SYS PME L
22 25 62

R2766
100K
1 2
5K
1/16W
MP-LFP
402
SYS RESET BUTTON L
24 25 36

R2767
10K
1 2
5K
1/16W
MP-LFP
402
SYS OVERTEMP L
7 11 25 30

R2768
10K
1 2
5K
1/16W
MP-LFP
402
VIA REQ L
22 25

R2770
100K
1 2
5K
1/16W
MP-LFP
402
SYS COLD RESET L
25

R2771
100K
1 2
5K
1/16W
MP-LFP
402
SYS WARM RESET L
22 25 62

R2772
100K
1 2
5K
1/16W
MP-LFP
402
PCI RESET L
11 25

R2773
100K
1 2
5K
1/16W
MP-LFP
402
NB_SUSPENDREQ L
22 26

R2774
100K
1 2
5K
1/16W
MP-LFP
402
SYS SLEEP
25

```

PMU (Power Management Unit) Schematic

Components:

- U2700:** PMU block, M30280F8-LF, QFP-80.
- C2701:** 0.1uF, 20V, 10V, CERM, 402.
- C2702:** 10uF, 6.3V, X5L, 603.
- C2700:** 0.1uF, 20V, 10V, CERM, 402.
- C2705:** 1uF, 6.3V, CERM, 402.
- C2715:** 4.7K, 5%, 1/16W, MF-LF, 402.
- C2720:** 1uF, 10V, 6.3V, CERM, 402.
- C2740:** 10.0000M, 8X4.5MM-SM1.
- R2740:** 10M, 5%, 1/16W, MF-LF, 402.
- R2730:** 4.7K, 5%, 1/16W, MF-LF, 402.
- XW2700:** Crystal, SW.

Connections:

- VCC:** Connected to R2740, C2701, C2700, C2702, C2705, C2715, C2720, C2740, R2730, and XW2700.
- AVCC:** Connected to C2701, C2700, C2702, C2705, C2715, C2720, C2740, R2730, and XW2700.
- GND:** Connected to C2701, C2700, C2702, C2705, C2715, C2720, C2740, R2730, and XW2700.
- PMU Pins:** Connected to various external components as shown in the schematic.


Table:

PART#	QTY	DESCRIPTION
197S0163	1	XTAL, 32.768K


Notes:

- Keep crystal subcircuit close to PMU.
- Y2740's load capacitance is 12pF.

Additional PMU05 "Modules"																						
MMM				ALS				SPI Dual Battery Charger				Battery Current Mon										
25	TP_PMU_AN_P10_0	←	==	MMM_X_AXIS	29	25	TP_PMU_AN_P10_3	←	==	ALS_0_OUT	7 31	25 11	TP_PMU_P3_0	→	==	SPI_PMU_CHGR_CLK	25	TP_PMU_AN_P10_7	←	==	BATT_ISNS	12
25	TP_PMU_AN_P10_1	←	==	MMM_Y_AXIS	29	25	TP_PMU_AN_P10_4	←	==	ALS_1_OUT	28	25 11	TP_PMU_P3_1	→	==	SPI_CHGR_TO_PMU_MISO						
25	TP_PMU_AN_P10_2	←	==	MMM_Z_AXIS	29	25	TP_PMU_P7_2	→	==	ALS_GAIN_BOOST	7 28 31	25 11	TP_PMU_P3_2	→	==	SPI_PMU_TO_CHGR_MOSI						
25	TP_PMU_P7_0	←	==	MMM_FFIRQ_L	22							25 11	TP_PMU_P3_3	→	==	SPI_PMU_CHGR_CS						
25	TP_PMU_P7_1	→	==	MMM_SIRQ_L	22							25 11	TP_PMU_P7_4	←	==	PMU_BATT1_DET_L						
25	TP_PMU_AN_P0_7	←	==	MMM_ACC_SELESTEST	29	CPU T-Diodes						25 11	TP_PMU_P7_5	→	==	PMU_BATT1_CHARGE						
25	TP_PMU_AN_P0_6	→	==	MMM_ACC_PWRDOWN	29	25 11	TP_PMU_AN_P10_5	←	==	CPU0_TEMP												
						25 11	TP_PMU_AN_P10_6	←	==	CPU1_TEMP												

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
	SCALE	SHT	OF
	NONE	27	115





Power Sequencing

SYNC_MASTER=MARIAS

SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE		SHT	OF
NONE		29	115





Q41C Internal I/O I

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE		SHT	OF
NONE		33	115







Power aliases required by this page:
- =PPVCORE_CPU0

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

VCORE BULK CAPS
40 X 1 UF (0402)

A8 Power (CPU0)

SYNC_MASTER=MARIAS

SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE
NONE


SIZE
D

DRAWING NUMBER
051-6839

SHT
38

REV.
E

OF
115



NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
R400	THERM	THERM	
R400	THERM	THERM	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0270	1	RES,3.48K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV22
114S0258	1	RES,2.61K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV22
114S0246	1	RES,2.0K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV28
114S0294	1	RES,6.04K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV28
114S0276	1	RES,4.02K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV30
114S0254	1	RES,2.43K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV30
114S0246	1	RES,2.0K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV33
114S0294	1	RES,6.04K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV33

OUTPUT VOLTAGE

VDAC		D3	D2	D1	D0
D4=0	D4=1				
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

FOR V-STEP:


D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
When A/B_ is low (slow): <=1K-ohm -> 0
>=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, V_A = V_B.

CPU VCore Supply	
SYNC_MASTER=MARIAS	SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	39	115



NET_TYPE					
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR		
RAM_CLK_0	RAM_DIFF	RAM_DIFF	RAM_CLK_0_R	RAM_CLKDDR_0_P_R	38 39
RAM_CLK_0	RAM_DIFF	RAM_DIFF	RAM_CLK_0_R	RAM_CLKDDR_0_N_R	38 39
RAM_CLK_1	RAM_DIFF	RAM_DIFF	RAM_CLK_1_R	RAM_CLKDDR_1_P_R	38 39
RAM_CLK_1	RAM_DIFF	RAM_DIFF	RAM_CLK_1_R	RAM_CLKDDR_1_N_R	38 39
RAM_CLK_2	RAM_DIFF	RAM_DIFF	RAM_CLK_2_R	RAM_CLKDDR_2_P_R	38 39
RAM_CLK_2	RAM_DIFF	RAM_DIFF	RAM_CLK_2_R	RAM_CLKDDR_2_N_R	38 39
RAM_CLK_3	RAM_DIFF	RAM_DIFF	RAM_CLK_3_R	RAM_CLKDDR_3_P_R	38 39
RAM_CLK_3	RAM_DIFF	RAM_DIFF	RAM_CLK_3_R	RAM_CLKDDR_3_N_R	38 39
RAM_CKE_0	RAM	RAM		RAM_CKE_R<1..0>	38 39
RAM_CKE_1	RAM	RAM		RAM_CKE_R<3..2>	38 39
RAM_CS_0	RAM	RAM		RAM_CS_L_R<1..0>	38 39
RAM_CS_1	RAM	RAM		RAM_CS_L_R<3..2>	38 39
RAM_ADDR_CTL	RAM	RAM		RAM_ADDR_R<13..0>	38 39
RAM_ADDR_CTL	RAM	RAM		RAM_BA_R<2..0>	38 39
RAM_ADDR_CTL	RAM	RAM		RAM_CAS_L_R	38 39
RAM_ADDR_CTL	RAM	RAM		RAM_WE_L_R	38 39
RAM_ODT0	RAM	RAM		RAM_ODT_R<0>	38 39
RAM_ODT1	RAM	RAM		RAM_ODT_R<1>	38 39
RAM_DQS0	RAM	RAM		RAM_DQS_P_R<0>	38 39
RAM_DQS1	RAM	RAM		RAM_DQS_P_R<1>	38 39
RAM_DQS2	RAM	RAM		RAM_DQS_P_R<2>	38 39
RAM_DQS3	RAM	RAM		RAM_DQS_P_R<3>	38 39
RAM_DQS4	RAM	RAM		RAM_DQS_P_R<4>	38 39
RAM_DQS5	RAM	RAM		RAM_DQS_P_R<5>	38 39
RAM_DQS6	RAM	RAM		RAM_DQS_P_R<6>	38 39
RAM_DQS7	RAM	RAM		RAM_DQS_P_R<7>	38 39
RAM_DQM0	RAM	RAM		RAM_DQM_R<0>	38 39
RAM_DQM1	RAM	RAM		RAM_DQM_R<1>	38 39
RAM_DQM2	RAM	RAM		RAM_DQM_R<2>	38 39
RAM_DQM3	RAM	RAM		RAM_DQM_R<3>	38 39
RAM_DQM4	RAM	RAM		RAM_DQM_R<4>	38 39
RAM_DQM5	RAM	RAM		RAM_DQM_R<5>	38 39
RAM_DQM6	RAM	RAM		RAM_DQM_R<6>	38 39
RAM_DQM7	RAM	RAM		RAM_DQM_R<7>	38 39
RAM_DATA_0	RAM	RAM		RAM_DATA_R<7..0>	38 39
RAM_DATA_1	RAM	RAM		RAM_DATA_R<15..8>	38 39
RAM_DATA_2	RAM	RAM		RAM_DATA_R<23..16>	38 39
RAM_DATA_3	RAM	RAM		RAM_DATA_R<31..24>	38 39
RAM_DATA_4	RAM	RAM		RAM_DATA_R<39..32>	38 39
RAM_DATA_5	RAM	RAM		RAM_DATA_R<47..40>	38 39
RAM_DATA_6	RAM	RAM		RAM_DATA_R<55..48>	38 39
RAM_DATA_7	RAM	RAM		RAM_DATA_R<63..56>	38 39

Power aliases required by this page: - =PP1V8_PWRON_I2_RAM - =PP1V8_RAM_I2_VREF
Signal aliases required by this page: (NONE)
BOM options provided by this page: (NONE)

A

B

C

D

I2 Memory Interface	
SYNC_MASTER=MARIAS	SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE		SHT	OF
NONE		47	115

8 7 6 5 4 3 2 1

Main Memory Series Termination

SERIES RESISTORS FOR CONTROL SIGNALS

PINS ARE SWAPPABLE FOR RPAKS RP4800-RP4804

	NET_TYPE	
	ELECTRICAL_CONSTRAINT_SET	
	SPACING	PHYSICAL
		DIFFERENTIAL_PAIR
RP4800	RAM_DIFF	RAM_CLK_0
RP4800	RAM_DIFF	RAM_CLK_0
RP4803	RAM_DIFF	RAM_CLK_1
RP4803	RAM_DIFF	RAM_CLK_1
RP4803	RAM_DIFF	RAM_CLK_2
RP4803	RAM_DIFF	RAM_CLK_2
RP4803	RAM_DIFF	RAM_CLK_3
RP4803	RAM_DIFF	RAM_CLK_3
RP4803	RAM_DIFF	RAM_CLK_4
RP4803	RAM_DIFF	RAM_CLK_4
RP4803	RAM	RAM_CKE<3..0>
RP4803	RAM	RAM_CS_L<3..0>
RP4803	RAM	RAM_ADDR<13..0>
RP4803	RAM	RAM_BA<2..0>
RP4803	RAM	RAM_RAS_L
RP4803	RAM	RAM_CAS_L
RP4803	RAM	RAM_WE_L
RP4803	RAM	RAM_ODT<1..0>
RP4803	RAM	RAM_DQS<7..0>
RP4803	RAM	RAM_DQM<7..0>
RP4803	RAM	RAM_DATA<63..0>

SERIES RESISTORS FOR CLOCKS

	NET_TYPE	
	ELECTRICAL_CONSTRAINT_SET	
	SPACING	PHYSICAL
		DIFFERENTIAL_PAIR
RP4800	RAM_DIFF	RAM_CLK_0
RP4800	RAM_DIFF	RAM_CLK_0
RP4803	RAM_DIFF	RAM_CLK_1
RP4803	RAM_DIFF	RAM_CLK_1
RP4803	RAM_DIFF	RAM_CLK_2
RP4803	RAM_DIFF	RAM_CLK_2
RP4803	RAM_DIFF	RAM_CLK_3
RP4803	RAM_DIFF	RAM_CLK_3
RP4803	RAM_DIFF	RAM_CLK_4
RP4803	RAM_DIFF	RAM_CLK_4
RP4803	RAM	RAM_CKE<3..0>
RP4803	RAM	RAM_CS_L<3..0>
RP4803	RAM	RAM_ADDR<13..0>
RP4803	RAM	RAM_BA<2..0>
RP4803	RAM	RAM_RAS_L
RP4803	RAM	RAM_CAS_L
RP4803	RAM	RAM_WE_L
RP4803	RAM	RAM_ODT<1..0>
RP4803	RAM	RAM_DQS<7..0>
RP4803	RAM	RAM_DQM<7..0>
RP4803	RAM	RAM_DATA<63..0>

SERIES RESISTORS FOR CS / CKE

Do not swap with other RPAKS

	NET_TYPE	
	ELECTRICAL_CONSTRAINT_SET	
	SPACING	PHYSICAL
		DIFFERENTIAL_PAIR
RP4800	RAM_DIFF	RAM_CLK_0
RP4800	RAM_DIFF	RAM_CLK_0
RP4803	RAM_DIFF	RAM_CLK_1
RP4803	RAM_DIFF	RAM_CLK_1
RP4803	RAM_DIFF	RAM_CLK_2
RP4803	RAM_DIFF	RAM_CLK_2
RP4803	RAM_DIFF	RAM_CLK_3
RP4803	RAM_DIFF	RAM_CLK_3
RP4803	RAM_DIFF	RAM_CLK_4
RP4803	RAM_DIFF	RAM_CLK_4
RP4803	RAM	RAM_CKE<3..0>
RP4803	RAM	RAM_CS_L<3..0>
RP4803	RAM	RAM_ADDR<13..0>
RP4803	RAM	RAM_BA<2..0>
RP4803	RAM	RAM_RAS_L
RP4803	RAM	RAM_CAS_L
RP4803	RAM	RAM_WE_L
RP4803	RAM	RAM_ODT<1..0>
RP4803	RAM	RAM_DQS<7..0>
RP4803	RAM	RAM_DQM<7..0>
RP4803	RAM	RAM_DATA<63..0>

	NET_TYPE	
	ELECTRICAL_CONSTRAINT_SET	
	SPACING	PHYSICAL
		DIFFERENTIAL_PAIR
RP4800	RAM_DIFF	RAM_CLK_0
RP4800	RAM_DIFF	RAM_CLK_0
RP4803	RAM_DIFF	RAM_CLK_1
RP4803	RAM_DIFF	RAM_CLK_1
RP4803	RAM_DIFF	RAM_CLK_2
RP4803	RAM_DIFF	RAM_CLK_2
RP4803	RAM_DIFF	RAM_CLK_3
RP4803	RAM_DIFF	RAM_CLK_3
RP4803	RAM_DIFF	RAM_CLK_4
RP4803	RAM_DIFF	RAM_CLK_4
RP4803	RAM	RAM_CKE<3..0>
RP4803	RAM	RAM_CS_L<3..0>
RP4803	RAM	RAM_ADDR<13..0>
RP4803	RAM	RAM_BA<2..0>
RP4803	RAM	RAM_RAS_L
RP4803	RAM	RAM_CAS_L
RP4803	RAM	RAM_WE_L
RP4803	RAM	RAM_ODT<1..0>
RP4803	RAM	RAM_DQS<7..0>
RP4803	RAM	RAM_DQM<7..0>
RP4803	RAM	RAM_DATA<63..0>

	NET_TYPE	
	ELECTRICAL_CONSTRAINT_SET	
	SPACING	PHYSICAL
		DIFFERENTIAL_PAIR
RP4800	RAM_DIFF	RAM_CLK_0
RP4800	RAM_DIFF	RAM_CLK_0
RP4803	RAM_DIFF	RAM_CLK_1
RP4803	RAM_DIFF	RAM_CLK_1
RP4803	RAM_DIFF	RAM_CLK_2
RP4803	RAM_DIFF	RAM_CLK_2
RP4803	RAM_DIFF	RAM_CLK_3
RP4803	RAM_DIFF	RAM_CLK_3
RP4803	RAM_DIFF	RAM_CLK_4
RP4803	RAM_DIFF	RAM_CLK_4
RP4803	RAM	RAM_CKE<3..0>

PINS ARE SWAPPABLE FOR RPAKS RP4800-RP4804

[illegible]

C

B

A


SYNC_MASTER=MARIAS-NDIFF	SYNC_DATE=N/A
--------------------------	---------------


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

A



D

C

B

A

D

C



B

A

SLOT "B"
LOWER/REV SLOT
CUSTOMER SLOT

DDR2 VREF
ONE 0.1uF PER SLOT

DDR2 BYPASS
SLOT "B"



DDR2 SO-DIMM Slot B

SYNC_MASTER=MARIAS-MDIFF

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6839

REV.

E

SCALE

NONE


SHT

52

OF

115





Page Notes

Power aliases required by this page:

- =PP3V3_AGP
- =PP1V5_AGP
- =PP1V5_I2_AGP

Signal aliases required by this page:

- =I2_AGP_VREF - VRef from graphics card or on-board graphics controller
- =I2_AGP_FBCLK_IN - AGP feedback clock input. Length should match that of clock from I2 to AGP device.

BOM options provided by this page:

(NONE)

NOTE: I2 implements an AGP 4x bridge. AGP 8x signals are not provided by this page.

I2 AGP Interface

SYNC_MASTER=MARIAS

SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-6839

REV. E

SCALE NONE

SHT 56

OF 115



Page Notes

Power aliases required by this page:
- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

GPU (M11) Core Power

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	59	115



Page Notes

Power aliases required by this page:

- =PP1V8R2V5_GPU_FB_VIO	- =PP1V8_GPU_PANEL_IO
- =PP3V3_GPU_VDDR3	- =PP1V8_GPU_LVDS_PLL
- =PP1V5_GPU_DVO	- =PP2V5_GPU_LVDS_IO
- =PP1V8_GPU_DVO	- =PP2V5_GPU_LVDS_IO
- =PP1V5R3V3_DVO_VREF	- =PP1V5_AGP

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- DVO_1V5	- GPU_LVDDR_2V5
- DVO_1V8	- GPU_LVDDR_2V8

NOTE: Implements a low-swing DVO bus only

GPU (M11) I/O Power

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	60	115

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:


- =PP1V8R2V5_GPU_FB_VIO
- =PP1V8_GPU_MEMVMODE

Signal aliases required by this page:


(NONE)

BOM options provided by this page:

- GPU_MEMIO_1V8
- GPU_MEMIO_2V5



GPU Frame Buffer Series Term



GPU (M11) Frame Buffer I/F

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-6839

REV. E

SCALE NONE

SIT 61

OF 115



Power aliases required by this page:
- =PPIV8_FB_VDD
- =PPIV8_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
RESETS provided by GPU	RAM_DIFF	RAM_DIFF	FB_B_CLK_0_A
	RAM_DIFF	RAM_DIFF	FB_B_CLK_0_N
	RAM_DIFF	RAM_DIFF	FB_B_CLK_1_P
	RAM_DIFF	RAM_DIFF	FB_B_CLK_1_N
	RAM	RAM	FB_B_CKE
	RAM	RAM	FB_B_CS_L
	RAM	RAM	FB_B_ADDR<11..0>
	RAM	RAM	FB_B_BA<1..0>
	RAM	RAM	FB_B_RAS_L
	RAM	RAM	FB_B_CAS_L
	RAM	RAM	FB_B_WE_L
	RAM	RAM	FB_B_DQS<7..0>
	RAM	RAM	FB_B_DOM<7..0>
	RAM	RAM	FB_B_DQ<63..0>
	RAM	RAM	
	RAM	RAM	

GPU Frame Buffer B

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	63	115

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:







- =PP3V3_GPU_GPIOS
- =PP2V5_PVDD
- =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:

- =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
- =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:

(NONE)



GPU (M11) GPIOs/Straps

SYNC_MASTER=MARIAS

SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE DRAWING NUMBER

D 051-6839

REV.

E

SCALE

NONE

SHT

64

OF

115

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:

- =PP3V3_GPU_CLOCKS
- =PP3V3_GPU_PWRSEQ
- =PPVIN_GPU_LVDDR_LDO
- =PP2V5_GPU_PWRSEQ
- =PP2V5_GPU_LVDDR_LDO
- =PP1V8_GPU_PWRSEQ
- =PP1V5_GPU_PWRSEQ

Signal aliases required by this page:


(NONE)

BOM options provided by this page:

- GPU_SS
- GPU_LVDDR_2V8


NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
R650	ATI_CLK27M	CLOCK	CLOCK
R64	ATI_CLK27M	CLOCK	CLOCK
R65	ATI_CLK27M	CLOCK	CLOCK
R61	ATI_CLK27M_SS	CLOCK	CLOCK
R62	ATI_CLK27M_SS	CLOCK	CLOCK

27M OSC




SPREAD SPECTRUM SUPPORT


S0=1;S1=M => -1.5% DOWN-SPREAD



M11 Power Shutdown Sequencing



LVDDR 2.8V LDO



PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1188	353S1140	GPU_LVDDR_2V8	U6530	Primary in 2.77V/kit in 2.80V

GPU (M11) Clocks/Misc

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-6839 E

SCALE SHT 65 OF 115

D

C

B

A

8



6

5

4

3

2


1

D

C

B

A



NOTICE OF PROPRIETARY PROPERTY

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER
--	------	----------------



SIZE	DRAWING NUMBER
------	----------------

D	051-6839
---	----------

REV.

SCALE	

SHT

OF

NONE

66

111

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

Net Spacing Type: TMDS

Net Physical Type: TMDS

NOTE: Target differential impedance for
TMDS data pairs is 100 ohms.

C

B

TMSD_EXT&TMSD_DUAL
 RP6720
 10
 1 8
 =RP6720P1
 5k
 1/16W
 SM-LF
 TMSD_EXT&TMSD_DUAL
 RP6720
 10
 2 7
 =RP6720P7
 5k
 1/16W
 SM-LF
 TMSD_EXT&TMSD_DUAL
 RP6720
 10
 3 6
 =RP6720P3
 5k
 1/16W
 SM-LF
 TMSD_EXT&TMSD_DUAL
 RP6721
 10
 1 8
 =RP6721P1
 5k
 1/16W
 SM-LF
 TMSD_EXT&TMSD_DUAL
 RP6721
 10
 2 7
 =RP6721P7
 5k
 1/16W
 SM-LF
 TMSD_EXT&TMSD_DUAL
 RP6721
 10
 3 6
 =RP6721P3
 5k
 1/16W
 SM-LF
 TMSD_EXT&TMSD_DUAL
 RP6721
 10
 4 5
 =RP6721P5
 5k
 1/16W
 SM-LF
 TMSD_EXT&TMSD_DUAL
 RP6722
 10
 1 8
 =RP6722P1
 5k
 1/16W
 SM-LF
 TMSD_EXT&TMSD_DUAL
 RP6722
 10
 2 7
 =RP6722P7
 5k
 1/16W
 SM-LF
 TMSD_EXT&TMSD_DUAL
 RP6722
 10
 3 6
 =RP6722P3
 5k
 1/16W
 SM-LF
 TMSD_EXT&TMSD_DUAL
 RP6722
 10
 4 5
 =RP6722P5
 5k
 1/16W
 SM-LF
 TMSD_EXT&TMSD_DUAL
 RP6723
 10
 1 8
 =RP6723P1
 5k
 1/16W
 SM-LF
 TMSD_EXT&TMSD_DUAL
 RP6723
 10
 2 7
 =RP6723P7
 5k
 1/16W
 SM-LF
 TMSD_EXT&TMSD_DUAL
 RP6723
 10
 3 6
 =RP6723P3
 5k
 1/16W
 SM-LF
 TMSD_EXT&TMSD_DUAL
 RP6723
 10
 4 5
 =RP6723P5
 5k
 1/16W
 SM-LF

A



D

B

Page Notes

Power aliases required by this page:
- =PP3V3_RUN_SI

Signal aliases required by this page:
- =SI_I2C_CLK - =SI_TMDS_RESET_L
- =SI_I2C_DATA - =RP68xxPy (pinswappable series R)

BOM options provided by this page:
- TMDS_DUAL

Net Spacing Type: TMDS

Net Physical Type: TMDS



NOTE: Target differential impedance for
TMDS data pairs is 100 ohms.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR
	SPACING	PHYSICAL	
GPU_DVO_UPPER	DVO	DVO	GPU_DVOD<12..19>
GPU_DVOD20	DVO	DVO	GPU_DVOD<20>
GPU_DVO_UPPER	DVO	DVO	GPU_DVOD<21..23>
PROVIDED BY LOWER TMR			GPU_DVO_VSYNC
PROVIDED BY LOWER TMR			GPU_DVO_DE
PROVIDED BY LOWER TMR			GPU_DVO_CLKP
TMDS_DATA	TMDS	TMDS	SI_TMDS_D3
TMDS_DATA	TMDS	TMDS	SI_TMDS_D3
TMDS_DATA	TMDS	TMDS	SI_TMDS_D4
TMDS_DATA	TMDS	TMDS	SI_TMDS_D4
TMDS_DATA	TMDS	TMDS	SI_TMDS_D5
TMDS_DATA	TMDS	TMDS	SI_TMDS_D5
TMDS_D3	TMDS	TMDS	TMDS_D3
TMDS_D3	TMDS	TMDS	TMDS_D3
TMDS_D4	TMDS	TMDS	TMDS_D4
TMDS_D4	TMDS	TMDS	TMDS_D4
TMDS_D5	TMDS	TMDS	TMDS_D5
TMDS_D5	TMDS	TMDS	TMDS_D5


Upper DVO series termination

Place close to GPU


One for each of: GPU_DVOD<12..23>



Upper Channel Series Termination



Upper Channel Common-mode Termination



Upper TMDS Transmitter

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	68	115

LCD (LVDS) INTERFACE



INVERTER INTERFACE



Internal Display Conns

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	69	115


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR	
	SPLICING	PHYSICAL		
FEED	TMDS_CONN	TMDS_CONN	TMDS_CONN_CLK	TMDS_CONN_CLK_P
FEED	TMDS_CONN	TMDS_CONN	TMDS_CONN_CLK	TMDS_CONN_CLK_N
FEED	TMDS_CONN	TMDS_CONN	TMDS_CONN_D0	TMDS_CONN_DP<0>
FEED	TMDS_CONN	TMDS_CONN	TMDS_CONN_D0	TMDS_CONN_DN<0>
FEED	TMDS_CONN	TMDS_CONN	TMDS_CONN_D1	TMDS_CONN_DP<1>
FEED	TMDS_CONN	TMDS_CONN	TMDS_CONN_D1	TMDS_CONN_DN<1>
FEED	TMDS_CONN	TMDS_CONN	TMDS_CONN_D2	TMDS_CONN_DP<2>
FEED	TMDS_CONN	TMDS_CONN	TMDS_CONN_D2	TMDS_CONN_DN<2>
FEED	TMDS_CONN	TMDS_CONN	TMDS_CONN_D3	TMDS_CONN_DP<3>
FEED	TMDS_CONN	TMDS_CONN	TMDS_CONN_D3	TMDS_CONN_DN<3>
FEED	TMDS_CONN	TMDS_CONN	TMDS_CONN_D4	TMDS_CONN_DP<4>
FEED	TMDS_CONN	TMDS_CONN	TMDS_CONN_D4	TMDS_CONN_DN<4>
FEED	TMDS_CONN	TMDS_CONN	TMDS_CONN_D5	TMDS_CONN_DP<5>
FEED	TMDS_CONN	TMDS_CONN	TMDS_CONN_D5	TMDS_CONN_DN<5>

ANALOG FILTERING
PLACE CLOSE TO CONNECTOR




S-VIDEO/COMP OUT INTERFACE


Place GND shorts at
graphics controller




TMDS FILTERING
PLACE CLOSE TO CONNECTOR




DVI DDC CURRENT LIMIT
(55mA requirement per DVI spec)



DVI INTERFACE



DVI POWER SWITCH



External Display Conns

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	70	115



Page Notes

Power aliases required by this page:
- =PP3V3_PCI_ROM


Signal aliases required by this page:
- =ROM_PWD_L

BOM options provided by this page:
(NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_X_ITEM symbol to declare U7100 part number.

BootROM		
SYNC_MASTER=MARIAS		SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
	SCALE	SHT	OF
	NONE	71	115



NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
R010	CLOCK	CLOCK	

Page Notes

Power aliases required by this page:

- =PP3V3_PCI (802.11g Power)
- =PP3V3_PWRON_BT (Bluetooth Power)

Signal aliases required by this page:

- =PCI_CLK33M_AIRPORT (33MHz PCI clock)
- =PCI_AIRPORT_RESET_L (PCI Reset)
- =USB_BT_P (Bluetooth USB D+)
- =USB_BT_N (Bluetooth USB D-)


BOM options provided by this page:

(NONE)


PCI Devices implemented on this page:

AD17 (Slot "A") - AirPort (0x???/0x???)

NOTE: This AirPort implementation does not support PME#.



Q85 AIRPORT/BT CONN	
SYNCH_MASTER=MARIAS-MDIFG	SYNCH_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>	

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6839	REV. E
	SCALE NONE	SHT OF 73 115	

8 7 6 5 4 3 2 1

NET TYPE
ELECTRICAL_CONSTRAINT_SET SPACING PHYSICAL DIFFERENTIAL_PAIR

UATA DD R<15..8> 6 63
UATA DD R<7> 6 63
UATA DD R<6..0> 6 63
UATA DA R<2..0> 6 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA HSTROBE R 63
UATA STOP R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA DSTROBE R 63
UATA DMARQ R 63
UATA INTRO R 63
UATA DD<15..0> 6 7 64
UATA DA<2..0> 6 7 64
UATA CS0 L 6 7 64
UATA CS1 L 7 63 64
UATA HSTROBE 7 63 64
UATA STOP 7 63 64
UATA DMACK L 7 63 64
UATA RESET L 7 63 64
UATA DSTROBE 7 63 64
UATA DMARQ 7 63 64
UATA INTRO 7 63 64

Page Notes
Power aliases required by this page:
(NONE)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

OMIT
U2100
I2
BGA
UATA INTERFACE
(11 of 14)

ATA_D_00_H AB6 8
ATA_D_01_H AB5 1
ATA_D_02_H AD6 2
ATA_D_03_H AD5 3
ATA_D_04_H AD7 4
ATA_D_05_H AE7 5
ATA_D_06_H AD8 6
ATA_D_07_H AB4 7
ATA_D_08_H AE1 8
ATA_D_10_H AD2 10
ATA_D_11_H AE2 11
ATA_D_12_H AD4 12
ATA_D_13_H AA6 13
ATA_D_14_H AD1 14
ATA_D_15_H AB7 15
ATA_A_0_H AC1 6
ATA_A_1_H AB3 1
ATA_A_2_H AB2 2
ATA_RST_L AB6 UATA RESET L R 63
ATA_WR_L AB8 UATA STOP R 63
ATA_RD_L AA8 UATA HSTROBE R 63
ATA_CS0_L AE3 UATA CS0 L R 6 63
ATA_CS1_L AA4 UATA CS1 L R 63
ATA_DMACK_L AA7 UATA DMACK L R 63

I2 UATA VREF AA9 ATA_VREF_H
R8100 1K 1/16W MF-LP 402
UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA DMACK L R 63
UATA RESET L R 63
UATA STOP R 63
UATA DMARQ 63
UATA DSTROBE R 63
UATA INTRO R 63
UATA DMARQ R 63
UATA INTRO R 63

UATA DD R<15..0> 6 63
UATA DA R<2..0> 6 63
UATA RESET L R 63
UATA STOP R 63
UATA HSTROBE R 63
UATA CS0 L R 6 63
UATA CS1 L R 63
UATA

D

C

B

A


D

C


B

A

HDD CONNECTOR



ODD CONNECTOR



ATA Connectors
Q16C/516S0357/M-ST-SM2-LF
Q41C/516S0335/M-ST-SM1-LF

HDD/ODD Connectors

SYNC_MASTER=MARIAS-PDIFF

SYNC_DATE=06/02/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6839

REV.

E

SCALE

NONE

SHT

82

OF

115

ELECTRICAL_CONSTRAINT_SET	NET_TYPE				
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR		
[PROVIDED BY LINK PAGE]	CLOCK	CLOCK		ENET_CLK125M_GBE_REF_R	66
[PROVIDED BY LINK PAGE]	CLOCK	CLOCK		ENET_CLK125M_RX_R	66
[PROVIDED BY LINK PAGE]	CLOCK	CLOCK		ENET_CLK25M_TX_R	66
ENETCONN	ENETCONN	ENETCONN	ENETCONN_0	ENETCONN_0_P	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_0	ENETCONN_0_N	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_1	ENETCONN_1_P	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_1	ENETCONN_1_N	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_2	ENETCONN_2_P	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_2	ENETCONN_2_N	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_3	ENETCONN_3_P	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_3	ENETCONN_3_N	66 67
VESTA_CLK25M_XTAL	XTAL	XTAL		VESTA_CLK25M_XTALI	66
XTAL	XTAL			VESTA_CLK25M_XTALO	66
XTAL	XTAL			VESTA_CLK25M_XTALO_R	66

Page Notes

Power aliases required by this page:

- =PP2V5_ENETFW
- =PP1V2_ENETFW

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)


Net Spacing Type: ENET_MDI

Time To Line: 0.38 nms
Length Tolerance: 50 mils
Primary Max Sep: 5 mils
Secondary Max Sep: 100 mils
Secondary Length: 500 mils

NOTE: Target differential impedance for
ENET data pairs is 100 ohms.

Vesta Ethernet LowPwr


Disables Vesta Ethernet Circuit





Circuit ensures Vesta LOWPWR signal is low when Vesta RESET* is asserted, and allows LOWPWR to assert when ethernet link is unpowered.

Vesta Config Straps:







PHYA<4..0> - PHY Address Select (Internal Pull-downs)	MANMS - Manual Master/Slave Configuration Select Sets manual master/slave configuration enable bit (Internal Pull-down)																																
EN_10B - TBI Interface Select 1 - TBI/RTBI Mode 0 - GMII/RGMII Mode (Internal Pull-down)	HUB - Repeater Select Sets Hub/DTE bit and master/slave configuration value bit (Internal Pull-down)																																
RGMIIEN - RGMII Enable 1 - RGMII/RTBI Mode 0 - GMII/TBI Mode (Internal Pull-down)	ER - Edge Rate Select 1 - Rise time approx. 5 ns 0 - Rise time approx. 4 ns (Internal Pull-down)																																
FDX - Full-Duplex Select Sets manual duplex mode bit (Internal Pull-up)	AN_EN - Auto-Negotiation Select 1 - Auto-negotiation enabled 0 - Auto-negotiation disabled (Internal Pull-up)																																
F1000 - Speed Select See table below (Internal Pull-up)	TXC_RXC_DELAY 1 - If RGMII Mode enabled, RXC clock and GTCLK are delayed by 1.9 ns 0 - No clock delay (Internal Pull-down)																																
SPD0 - Speed Select See table below (Internal Pull-down)																																	
<table><tr><th>AN_EN</th><th>F1000</th><th>SPD0</th><th>Description</th></tr><tr><td>0</td><td>0</td><td>0</td><td>Force 10BASE-T</td></tr><tr><td>0</td><td>0</td><td>1</td><td>Force 100BASE-TX</td></tr><tr><td>0</td><td>1</td><td>X</td><td>Force 1000BASE-T (test use only)</td></tr><tr><td>1</td><td>0</td><td>0</td><td>Auto-negotiate advertise 10BASE-T</td></tr><tr><td>1</td><td>0</td><td>1</td><td>Auto-negotiate advertise 10/100BASE-TX</td></tr><tr><td>1</td><td>1</td><td>0</td><td>Auto-negotiate advertise 10/100/1000BASE-T</td></tr><tr><td>1</td><td>1</td><td>1</td><td>Auto-negotiate advertise 1000BASE-T</td></tr></table>		AN_EN	F1000	SPD0	Description	0	0	0	Force 10BASE-T	0	0	1	Force 100BASE-TX	0	1	X	Force 1000BASE-T (test use only)	1	0	0	Auto-negotiate advertise 10BASE-T	1	0	1	Auto-negotiate advertise 10/100BASE-TX	1	1	0	Auto-negotiate advertise 10/100/1000BASE-T	1	1	1	Auto-negotiate advertise 1000BASE-T
AN_EN	F1000	SPD0	Description																														
0	0	0	Force 10BASE-T																														
0	0	1	Force 100BASE-TX																														
0	1	X	Force 1000BASE-T (test use only)																														
1	0	0	Auto-negotiate advertise 10BASE-T																														
1	0	1	Auto-negotiate advertise 10/100BASE-TX																														
1	1	0	Auto-negotiate advertise 10/100/1000BASE-T																														
1	1	1	Auto-negotiate advertise 1000BASE-T																														



RC time constant not critical. R < 3.9K to counter internal pulldown.










VESTA ENET LOWPWR



CRYSTAL LOAD CAPACITANCE IS 20PF


VESTA ENET

U8500
BCM5462
PROM=100
2 OF 3




CRYSTAL LOAD CAPACITANCE IS 20PF

Place close to PHY



I2BORG SPECIFIC

Not convention-compliant,
'=VESTA_' should be
replaced with 'ENET_'
(6 nets)



Vesta Ethernet PHY

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE DRAWING NUMBER

D 051-6839 E

SCALE NONE SHT 85 OF 115

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
R245	PROVIDED	ENETCONN	ENETCONN	ENET_RJ45_0	ENETRJ45_0_P 67
R246		ENETCONN	ENETCONN	ENET_RJ45_0	ENETRJ45_0_N 67
R249		ENETCONN	ENETCONN	ENET_RJ45_1	ENETRJ45_1_P 67
R248	BY	ENETCONN	ENETCONN	ENET_RJ45_1	ENETRJ45_1_N 67
R247		ENETCONN	ENETCONN	ENET_RJ45_2	ENETRJ45_2_P 67
R246	ETHERNET	ENETCONN	ENETCONN	ENET_RJ45_2	ENETRJ45_2_N 67
R245		ENETCONN	ENETCONN	ENET_RJ45_3	ENETRJ45_3_P 67
R250	PHY	ENETCONN	ENETCONN	ENET_RJ45_3	ENETRJ45_3_N 67

Page Notes

Power aliases required by this page:

- _PP2V5_ENET
- _GND_CHASSIS_ENET

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)


Ethernet routing priority:

1. Decoupling caps
2. TX SERIES TERMINATION - LOCATE NEAR LINK
3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds



Ethernet Connector

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-6839

E

SCALE


SHT


OF

NONE

86

115





FireWire Series Term

SYNC_MASTER=MARIAS

SYNC_DATE=08/24/2005


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6839		E
SCALE		SHT	OF	
NONE		91	115	





ELECTRICAL_CONSTRAINT_SET		NET_TYPE		DIFFERENTIAL_PAIR	
		SPACING	PHYSICAL		
R30	ELECTRICAL_CONSTRAINT_SET PROVIDED BY 12 PAGES	USB2	USB2	USB2_NEC_0	
R31		USB2	USB2	USB2_NEC_0	
R32		USB2	USB2	USB2_NEC_1	
R33		USB2	USB2	USB2_NEC_1	
R34		USB2	USB2	USB2_NEC_2	
R35		USB2	USB2	USB2_NEC_2	
R36		USB2	USB2	USB2_NEC_3	
R37		USB2	USB2	USB2_NEC_3	
R38		USB2_NEC_XTAL	XTAL	XTAL	
R39			XTAL	XTAL	
R40			XTAL	XTAL	

Page Notes

Power aliases required by this page: - =PP3V3_PWRON_USB2
Signal aliases required by this page: (NONE)
BOM options provided by this page: USB2_NEC
Net Spacing Type: USB2
NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0087	1	XTAL,CER,30.0000MHZ,LW PROF,8X4.5MM,GND	Y9345	CRITICAL	USB2_NEC

NEC USB2 Interface		
SYNC_MASTER=MARIAS		SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE		SHT	OF
NONE		93	115

		8		7		6		5		4		3		2		1					
D	AGP								AUDIO												
	TABLE_SPACING_RULE								TABLE_SPACING_RULE												
	TABLE_SPACING_RULE								TABLE_SPACING_RULE												
	TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE												
	TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE												
	TABLE_SPACING_RULE								TABLE_SPACING_RULE												
	TABLE_SPACING_RULE								TABLE_SPACING_RULE												
	TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE												
	TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE												
	TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE												
CLOCK								I2S													
TABLE_SPACING_RULE								TABLE_SPACING_RULE													
TABLE_SPACING_RULE								TABLE_SPACING_RULE													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE													
ENET (Ethernet Digital)								ENETCONN													
TABLE_SPACING_RULE								TABLE_SPACING_RULE													
TABLE_SPACING_RULE								TABLE_SPACING_RULE													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE													
FW (FireWire Digital)								FW_TP													
TABLE_SPACING_RULE								TABLE_SPACING_RULE													
TABLE_SPACING_RULE								TABLE_SPACING_RULE													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE													
I2C								I2_FBCLK / XTAL													
TABLE_SPACING_RULE								TABLE_SPACING_ASSIGNMENT													
TABLE_SPACING_RULE								TABLE_SPACING_ASSIGNMENT													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_ASSIGNMENT													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_ASSIGNMENT													
MaxBus								I2C													
TABLE_SPACING_RULE								TABLE_SPACING_RULE													
TABLE_SPACING_RULE								TABLE_SPACING_RULE													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE													
PCI								I2C													
TABLE_SPACING_RULE								TABLE_SPACING_RULE													
TABLE_SPACING_RULE								TABLE_SPACING_RULE													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE													
RAM								I2C													
TABLE_SPACING_RULE								TABLE_SPACING_RULE													
TABLE_SPACING_RULE								TABLE_SPACING_RULE													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE													
UATA								I2C													
TABLE_SPACING_RULE								TABLE_SPACING_RULE													
TABLE_SPACING_RULE								TABLE_SPACING_RULE													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE													
USB2								I2C													
TABLE_SPACING_RULE								TABLE_SPACING_RULE													
TABLE_SPACING_RULE								TABLE_SPACING_RULE													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE													
TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE													
		8		7		6		5		4		3		2		1					
<div>Spacing & Physical Constraints</div> <div>SYNC_MASTER=MARIAS</div> <div>SYNC_DATE=08/24/2005</div> <div>NOTICE OF PROPRIETARY PROPERTY</div> <div>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</div> <div>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</div> <div>II NOT TO REPRODUCE OR COPY IT</div> <div>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</div>																<div>SIZE</div> <div>D</div>		<div>DRAWING NUMBER</div> <div>051-6839</div>		<div>REV.</div> <div>E</div>	
<div>APPLE COMPUTER INC.</div>																<div>SCALE</div> <div>NONE</div>		<div>SHT</div> <div>110</div>		<div>OF</div> <div>115</div>	
		8		7		6		5		4		3		2		1					

8		7		6		5		4		3		2		1	
D															
C															
B															
A															
8		7		6		5		4		3		2		1	

TABLE_SPACING_RULE														
TABLE_PHYSICAL_RULE														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														
DVO														

TABLE_SPACING_RULE									
TABLE_PHYSICAL_RULE									
DVO	151	*	0.15 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	DVO	
TABLE_PHYSICAL_RULE									
DVO	*	=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE			
TABLE_SPACING_RULE									
TABLE_SPACING_RULE									
TV	151	*	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	S-VIDEO	
TABLE_PHYSICAL_RULE									
TV_CONN	151	*	=TV	=TV	=TV	=TV	=TV		
TABLE_PHYSICAL_RULE									
TABLE_PHYSICAL_RULE									
TV	*	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE		VGA	
TABLE_PHYSICAL_RULE									
TV_CONN	*	=TV	=TV	=TV	=TV	=TV			
TABLE_SPACING_RULE									
TABLE_SPACING_RULE									
VGA	151	*	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	VGA	
TABLE_PHYSICAL_RULE									
VGA_CONN	151	*	=VGA	=VGA	=VGA	=VGA	=VGA		
TABLE_PHYSICAL_RULE									
TABLE_PHYSICAL_RULE									
VGA	*	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE		LVDS	
TABLE_PHYSICAL_RULE									
VGA_CONN	*	=VGA	=VGA	=VGA	=VGA	=VGA			
TABLE_SPACING_RULE									
TABLE_SPACING_RULE									
LVDS	151	*		=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	LVDS	
TABLE_PHYSICAL_RULE									
LVDS	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF			
TABLE_SPACING_RULE									
TABLE_SPACING_RULE									
TMDS	251	*	0.25 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	TMDS	
TABLE_SPACING_RULE									
TMDS_CONN	=TMDS	*	=TMDS	=TMDS	=TMDS	=TMDS	=TMDS		
TABLE_PHYSICAL_RULE									
TABLE_PHYSICAL_RULE									
TMDS	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF		THERM	
TABLE_PHYSICAL_RULE									
TMDS_CONN	*	=TMDS	=TMDS	=TMDS	=TMDS	=TMDS			
TABLE_SPACING_RULE									
TABLE_SPACING_RULE									
THERM	251	*	0.25 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	THERM	
TABLE_PHYSICAL_RULE									
THERM	*	Y	0.25 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF			

Spacing & Physical Constraints 2

SYNC_MASTER=MARIAS

SYNC_DATE=08/24/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	111	115

[illegible]

[illegible]